I. INTRODUCTION
Proliferation of wireless sensor networks (WNSs) in daily life applications evokes the problem of maintaining the power they need for proper operation. Since batteries do not shrink at the same rate as sensor electronics, their use results in bulky sensor systems [1] . Furthermore, in some embedded WSN applications, replacement of batteries is problematic. An alternative power supply for WSNs can be obtained by harvesting energy from environment.
Piezoelectric energy harvesters (PEHs) are highly popular vibration transducers due to their relatively high output voltage levels and ease of integration. As PEHs generate AC voltage, a rectification circuit is needed to maintain stable DC voltage required for proper operation of electronic loads. The wellknown interface circuit for AC-DC conversion is the full-bridge rectifier, which is adversely affected by the small inherent capacitance of PEH [2] . Therefore, nonlinear energy extraction approaches have been developed to increase the extracted power from PEHs [3] - [7] . Energy investment [3] and Synchronous Electric Charge Extraction (SECE) [4] - [6] techniques can provide load independent operation; however, their performance regarding extracted power level is inferior compared to Synchronized-Switch Harvesting on Inductor (SSHI) technique [7] . Nevertheless, all of these methods require large external inductors to attain high levels of efficiency and power extraction gain. Large inductors increase overall system volume and cost. Inductorless designs presented in [8] and [9] utilize charge flipping capacitors instead of inductors to flip voltages, which reduces the system volume significantly. However, numerous switches required by such approaches curtail power conversion efficiency and extracted output power severely due to high switching losses. Moreover, interface circuits in [7] - [9] need external calibration of charge flipping time to obtain maximum output power for each PEH type and environmental conditions.
In this paper, a fully autonomous energy harvesting interface circuit is presented based on a new Synchronized Switch Harvesting on Capacitor-Inductor (SSHCI) technique to extract power from PEHs while utilizing a low-profile external inductor. In the following section, the operation of SSHCI is explained together with circuit design specifics. Measurement results from the fabricated chip are presented in Section III. Finally, Section IV concludes the paper.
II. INTERFACE CIRCUIT DESIGN
SSHCI circuit depicted in Fig. 1(a) utilizes a low-profile external inductor, LEXT, in the range of tens of μH's to achieve voltage flipping through LC resonance between this inductor, the PEH capacitance CPZ, and external capacitance CEXT. A series capacitor is employed to limit the maximum resonating current. This leads to two-step flipping process to successfully invert charge of CPZ. SSHCI interface can achieve high power conversion efficiency and improved power capacity with lowprofile external components. The design can charge the storage capacitance CSTOR from 0 V through a negative voltage converter (NVC) and an on-chip diode DS. After the charge conduction to CSTOR, the remaining charge on CPZ is flipped with the resonance circuit established by CPZ, external capacitor CEXT, and external inductor LEXT. Unlike [7] - [9] , optimum charge flipping instants are detected automatically using sensing comparators during charge flipping process. Utilizing conventional SSHI structure associated with capacitor-inductor flipping method, the circuit can deliver power conversion efficiency as high as 90.1% and 6.14x higher power than maximum output power of an ideal full-bridge rectifier (FBR).
A. Operation Phases
SSHCI circuit is composed of eight units as depicted in Fig.  1(a) : Start-up trigger, NVC, reverse current detector (RCD), charge flipping detectors (CFDs), oscillation cancellation (OC), shorting pulse generator (SPG), sign detector (SD), and switch control block. Die micrograph of the SSHCI chip fabricated with 180 nm CMOS technology is shown in Fig. 1 
(b).
The enable trigger generated by the start-up unit indicates that there exists sufficient charge on CSTOR to maintain proper operation of the SSHCI circuit.
The interface has five operational phases illustrated with the equivalent circuits established in Fig. 2 . As the PEH output swings, some amount of electrical charge is accumulated on CPZ due to the stress applied on the piezoelectric material (Phase I). The generated AC voltage is rectified through NVC. When the output of NVC, VRECT, exceeds storage voltage VSTOR, RCD allows CSTOR to be charged through the swing of PEH (Phase II). Charging process continues until VRECT < VSTOR and then, RCD stops conduction by turning MP OFF. In addition, RCD enables CFD and turns S1 switches ON. During phase III, energy left on CPZ is transferred to the external capacitance CEXT through S1 switches. CEXT is chosen to be equal to CPZ in order to achieve matched impedance for maximum power transfer. Considering the sign of piezoelectric voltage (VPZ) detected with SD, CFD is activated to find the instant at which maximum amount of energy is transferred from CPZ to CEXT. Following the energy transfer from CPZ to CEXT, CPZ is shorted in phase IV to discard the possible residual charge. The energy on CEXT is transferred back to CPZ in the reverse polarity by means of S2 switches in phase V to complete the charge flipping process. CFD again monitors the moment that the maximum energy transfer from CEXT to CPZ is attained. Finally, system turns back to phase I in which all switches are OFF, and nodes VPIND, VNIND, and VNCAP are shorted to ground to eliminate any residual charge on CEXT and LEXT, hence preventing oscillation. Measured waveforms of VPZ reverse current detector output RCDO, and inductor current iIND during operation phases are shown in Fig. 3 .
B. Negative Voltage Converter
Rectification of the AC voltage coming from PEH is conducted by NVC presented in Fig. 4(a) . Two NMOS switches 
C. Charge Flipping Detectors
Flipping time monitoring configurations for the autonomous flipping operations conducted by S1 and S2 switches are depicted in Fig. 5. In addition, Fig. 6 illustrates the details of the charge flipping detector circuits. For the detection of maximum energy transfer point from CPZ to CEXT in phase III, PMOS input pairs were used, since compared voltage levels are below half of the supply voltage level (VSTOR=VDD), which better fits to common mode range of PMOS input pairs. Similarly, NMOS input pairs were utilized in phase V to find the maximum energy transfer instant from CEXT back to CPZ, as compared voltage levels are above the half of VSTOR. MOSFETs M11 in CFD1 and M10 in CFD2 are of low threshold type (VTH 300 mV). This extends the common mode voltage range, and increases the bandwidth. To avoid waste of power, both circuits are completely disabled during the phases they are not used.
III. EXPERIMENTAL RESULTS
A custom-made MEMS PEH with CPZ=2 nF was utilized to validate the performance of the interface. A 453 nF capacitor was utilized for CSTOR, and three different SMD inductors (68, 47, and 27 μH) were employed as LEXT together with CEXT=CPZ. Fig. 7 depicts the measured waveforms of VPZ, VRECT, VSTOR, and overall enable signal for charging from VSTOR=0 V after start-up. RCD operation is initiated before the overall enabling signal to speed up the start-up operation. Charging of VSTOR with aforementioned SSHCI operation phases through optimum charge flipping detection is also illustrated in the Fig. 7 . Fig. 8 shows measured output power of SSHCI circuit for different piezoelectric open circuit voltage (VPZ,OC) amplitudes. During these measurements, the shaker table was excited with 415 Hz which is the resonant frequency of the MEMS PEH. SSHCI is able to provide 6.14x relative performance improvement over maximum output power of an ideal FBR for VPZ,OC=0.95 V. For larger VPZ,OC levels, relative performance improvement reduces due to larger damping and lower displacements of the transducer. Measured power conversion efficiency (Ș=POUT/PIN) for different LEXT values given in Fig. 8(d) reveals that the circuit achieves around 90.1% conversion efficiency for LEXT=68 μH, which is higher than the efficiency reported by previous designs with large inductors [2] - [7] . Table I provides comparison of the SSHCI test chip performance against the state of the art. Although flipping capacitor rectifier (FCR) in [8] provides an inductorless design, its figure of merit (FOM), which is defined as FOM=POUT/fEXVPZ,OC 2 CPZ, and power conversion efficiency are inferior to SSHCI. Besides, compared to the literature, SSHCI circuit, which has a fully autonomous charge flipping time detection, can achieve higher efficiency and FOM by utilizing low-profile inductors.
IV. CONCLUSION
A low-profile fully autonomous interface circuit has been presented in this paper. A new SSHCI technique with automatic 
